100	DATA PROCESSING SYSTEM ERROR OR FAULT HANDLING	26	Artificial intelligence (e.g., diagnostic expert system)
1	.Reliability and availability	27	Particular access structure
2	Fault recovery	28	Substituted emulative
3	By masking or reconfiguration		component (e.g., emulator
4	Of network		microprocessor)
5	Of memory or peripheral	29	Memory emulator feature
J	subsystem	30	Built-in hardware for
6	Redundant stored data		diagnosing or testing within-
· ·	accessed (e.g., duplicated		system component (e.g.,
	data, error correction coded		microprocessor test mode
	data, or other parity-type		circuit, scan path)
	data)	31	Additional processor for in-
7	Reconfiguration (e.g.,		system fault locating (e.g.,
	adding a replacement storage		distributed diagnosis program)
	component)	32	Particular stimulus creation
8	Isolating failed storage	33	Derived from analysis (e.g.,
	location (e.g., sector		of a specification or by
	remapping)		stimulation)
9	Access processor affected	34	Halt, clock, or interrupt
	(e.g., I/O processor, MMU, DMA		signal (e.g., freezing,
	processor)		hardware breakpoint, single-
10	Of processor		stepping)
11	Concurrent, redundantly	35	Substituted or added
	operating processors		instruction (e.g., code
12	Synchronization maintenance		instrumenting, breakpoint
	of processors		instruction)
13	Prepared backup processor	36	Test sequence at power-up or
	(e.g., initializing cold	2.17	initialization
	backup) or updating backup	37	Analysis (e.g., of output,
	processor (e.g., by checkpoint	2.0	state, or design)
	message)	38	Of computer software
14	Of power supply	39	Monitor recognizes sequence
15	State recovery (i.e., process		of events (e.g., protocol or logic state analyzer)
	or data file)	40	Component dependent technique
16	Forward recovery (e.g.,	41	For reliability enhancing
	redoing committed action)	41	component (e.g., testing
17	Reexecuting single		backup spare, or fault
	instruction or bus cycle		injection)
18	Transmission data record	42	Memory or storage device
	(e.g., for retransmission)	42	component fault
19	Undo record	43	Bus, I/O channel, or network
20	Plural recovery data sets	13	path component fault
	containing set interrelation	44	Peripheral device component
	data (e.g., time values or log		fault
	record numbers)	45	Output recording (e.g.,
21	State validity check	15	signature or trace)
22	With power supply status	46	Operator interface for
	monitoring		diagnosing or testing
23	Resetting processor	47	Performance monitoring for
24	Safe shutdown		fault avoidance
25	Fault locating (i.e., diagnosis	48	Error detection or notification
	or testing)	= =	

714 - 2 CLASS 714 ERROR DETECTION/CORRECTION AND FAULT DETECTION/RECOVERY

49	State error (i.e., content of	724	.Digital logic testing
ГО	instruction, data, or message)	725	Programmable logic array (PLA)
50	State out of sequence	506	testing
51	Control flow state sequence	726	Scan path testing (e.g., level
	monitored (e.g., watchdog	505	sensitive scan design (LSSD))
	processor for control-flow	727	Boundary scan
F 0	checking)	728	Random pattern generation
52	Error checking code		(includes pseudorandom
53	Address error		pattern)
54	Storage content error	729	Plural scan paths
55	Timing error (e.g., watchdog	730	Addressing
	timer time-out)	731	Clock or synchronization
56	Bus or I/O channel device	732	Signature analysis
	fault	733	Built-in testing circuit
57	Error forwarding and		(BILBO)
	presentation (e.g., operator	734	Structural (in-circuit test)
	console, error display)	735	Device response compared to
699	PULSE OR DATA ERROR HANDLING		input pattern
700	.Skew detection correction	736	Device response compared to
701	.Data formatting to improve error	, 50	expected fault-free response
	detection correction	737	Device response compared to
	capability	737	fault dictionary/truth table
702	Memory access (e.g., address	738	Including test pattern
702	permutation)	730	
703	.Testing of error-check system	720	generator
703	.Error count or rate	739	Random pattern generation
			(includes pseudorandom
705	Pseudo-error rate	= 4.0	pattern)
706	Up-down counter	740	Having analog signal
707	Synchronization control	741	Simulation
708	Shutdown or establishing system	742	Testing specific device
	parameter (e.g., transmission	743	Addressing
	rate)	744	Clock or synchronization
709	.Data pulse evaluation/bit	745	Determination of marginal
	decision		operation limits
710	.Replacement of memory spare	746	.Digital data error correction
	location, portion, or segment	747	Substitution of previous valid
711	Spare row or column		data
712	.Transmission facility testing	748	Request for retransmission
713	For channel having repeater	749	Retransmission if no ACK
714	By tone signal		returned
715	Test pattern with comparison	750	Feedback to transmitter for
716	Loop-back	750	comparison
717	Loop or ring configuration	751	Including forward error
718	. Memory testing	751	3
719	Read-in with read-out and	750	correction capability
719		752	Forward correction by block
700	compare	550	code
720	Special test pattern (e.g.,	753	Double error correcting with
	checkerboard, walking ones)		single error correcting code
721	Electrical parameter (e.g.,	754	Error correction during
	threshold voltage)		refresh cycle
722	Performing arithmetic function	755	Double encoding codes (e.g.,
	on memory contents		<pre>product, concatenated)</pre>
723	Error mapping or logging		

756	Cross-interleave Reed-Solomon	791	Sequential decoder (e.g., Fano
757	code (CIRC)	792	or stack algorithm)
757	Parallel generation of check bits	792	Trellis code
758		193	Syndrome decodable (e.g., self
750	Error correcting code with additional error detection	794	orthogonal)Maximum likelihood
	code (e.g., cyclic redundancy		
	character, parity)	795	Viterbi decoding
759		796	Branch metric calculation
139	Look-up table encoding or decoding	797	Majority decision/voter circuit
760	Threshold decoding (e.g.,	798	Error detection for
700	majority logic)	700	synchronization control
761	Random and burst error	799	.Error/fault detection technique
701	correction	800	Parity bit
762		801	Parity generator or checker
762	Burst error correction		circuit detail
763 764	Memory access	802	Even and odd parity
	Error correct and restore	803	Parity prediction
765	Error pointer	804	Plural dimension parity check
766	Check bits stored in separate	805	Storage accessing (e.g.,
B 6 B	area of memory		address parity check)
767	Code word for plural n-bit	806	Constant-ratio code (m/n)
	(n>1) storage units (e.g., x4	807	Check character
F.C.0	DRAM's)	808	Modulo-n residue check
768	Error correction code for		character
F. C.O.	memory address	809	Code constraint monitored
769	Dynamic data storage	810	Multilevel coding (n>2)
770	Disk array	811	Forbidden combination or
771	Tape		improper condition
772	Code word parallel access	812	Specified digital signal or
773	Solid state memory		pulse count
774	Adaptive error-correcting	813	Two key-down detector
	capability	814	Data timing/clocking
775	Synchronization	815	Time delay/interval monitored
776	For packet or frame	816	Two-rail logic
	multiplexed data	817	Noise level
777	Hamming code	818	Missing-bit/drop-out detection
778	Nonbinary data (e.g., ternary)	819	Comparison of data
779	Variable length data	820	Plural parallel devices of
780	Using symbol reliability		channels
	information (e.g., soft	821	Transmission facility
=04	decision)	822	Sequential repetition
781	Code based on generator	823	True and complement data
500	polynomial	824	Device output compared to
782	Bose-Chaudhuri-Hocquenghem code		input
783	Golay code		
784	Reed-Solomon code		
785	Syndrome computed	₽ ∩₽₽⊺¢N	ART COLLECTIONS
786	Forward error correction by	FOREIGN	WI CONTECTIONS
	<pre>tree code (e.g., convolutional)</pre>	FOR 000	CLASS-RELATED FOREIGN DOCUMENTS
787	Random and burst errors		
788	Burst error		
789	Synchronization		
790	Puncturing		
	-		

Any foreign patents or non-patent literature from subclasses that have been reclassified have been transferred directly to FOR Collection listed below. These collections contain ONLY foreign patents or nonpatent literature. The parenthetical references in the Collection titles refer to the abolished subclasses from which these Collections were derived.

MEMORY TESTING (371/21.1) DIGITAL LOGIC TESTING (371/22.1) DIGITAL DATA ERROR CORRECTION (371/30)

- FOR 100 .Scan path testing (LSSD) (371/ 22.3)
- FOR 101 .Including test pattern generator (371/27)
- FOR 102 .Block code (371/37.1)
- FOR 103 .. Memory access (371/40.1)
- FOR 104 .Convolutional code (371/43)
- FOR 288 ERROR/FAULT ANTICIPATION (371/4)

 .Replacement with spare device or system (371/8.1)
- FOR 289 ..Transmission facility or channel (371.8.2)
- FOR 290 .. Memory (371/10.1)
- FOR 291 ..Transmission facility (371/11.2)
- FOR 292 ..Data processor or computer (371/11.3)

DIAGNOSTIC TESTING (371/15.1)

- FOR 293 .Programmable processor testing (371/16.1)
- FOR 294 .. Emulator device (371/16.2)
- FOR 295 ..Watchdog timer (e.g., time-out) (371/16.3)
- FOR 296 ..Processor within diverse (microwave, photocopier) (371/16.4)
- FOR 297 ..Error or fault, logging or tracking (371/16.5)
- FOR 298 ..Dedicated maintenance subsystem (371/18)
- FOR 299 .Testing of external device by programmable digital computer (371/20)
- FOR 300 ERROR DETECTION FOR
 SYNCHRONIZATION CONTROL (371/
 47.1)